Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

verilog: support for float parameters in instances

This commit is contained in:
Sebastien Bourdeauducq 2011-12-17 14:59:27 +01:00
parent ee6ca729a2
commit ec47394012
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
migen/fhdl/verilog.py
View File

@ -90,7 +90,7 @@ def _printinstances(ns, i, clk, rst):
r += ",\n" r += ",\n"
firstp = False firstp = False
r += "\t." + p[0] + "(" r += "\t." + p[0] + "("
if isinstance(p[1], int) or isinstance(p[1], Constant): if isinstance(p[1], int) or isinstance(p[1], float) or isinstance(p[1], Constant):
r += str(p[1]) r += str(p[1])
elif isinstance(p[1], str): elif isinstance(p[1], str):
r += "\"" + p[1] + "\"" r += "\"" + p[1] + "\""