Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

integration/builder: fix building for SoCSDRAM-based targets when SDRAM is disabled 

Reported by Florent Kermarrec
This commit is contained in:
Sebastien Bourdeauducq 2015-10-14 11:09:53 +08:00
parent e96eba4493
commit ecc4c573eb
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
misoc/integration/builder.py
View File

@ -53,7 +53,7 @@ class Builder:
flash_boot_address = getattr(self.soc, "flash_boot_address", None) flash_boot_address = getattr(self.soc, "flash_boot_address", None)
csr_regions = self.soc.get_csr_regions() csr_regions = self.soc.get_csr_regions()
constants = self.soc.get_constants() constants = self.soc.get_constants()
if isinstance(self.soc, soc_sdram.SoCSDRAM): if isinstance(self.soc, soc_sdram.SoCSDRAM) and self.soc._sdram_phy:
sdram_phy_settings = self.soc._sdram_phy[0].settings sdram_phy_settings = self.soc._sdram_phy[0].settings
else: else:
sdram_phy_settings = None sdram_phy_settings = None