Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

fhdl: support Constant parameters for Verilog conversion

Browse source
This commit is contained in:
Sebastien Bourdeauducq 2011-12-11 20:17:51 +01:00
parent dafef5d744
commit eee6980a36
1 changed files with 5 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

8
migen/fhdl/verilog.py
View file

@ -88,15 +88,17 @@ def _printinstances(ns, i, clk, rst):
r += ",\n"
firstp = False
r += "\t." + p[0] + "("
if isinstance(p[1], int):
if isinstance(p[1], int) or isinstance(p[1], Constant):
r += str(p[1])
elif isinstance(p[1], basestring):
elif isinstance(p[1], str):
r += "\"" + p[1] + "\""
else:
raise TypeError
r += ")"
r += "\n) "
r += ns.GetName(x) + "(\n"
r += ns.GetName(x)
if x.parameters: r += " "
r += "(\n"
ports = list(x.ins.items()) + list(x.outs.items())
if x.clkport:
ports.append((x.clkport, clk))