Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

convtools -> tools

Browse source
This commit is contained in:
Sebastien Bourdeauducq 2012-01-07 00:39:28 +01:00
parent 0b195a244d
commit f209bf6b33
2 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

0
migen/fhdl/convtools.py → migen/fhdl/tools.py
View file

2
migen/fhdl/verilog.py
View file

@ -2,7 +2,7 @@ from functools import partial
from migen.fhdl.structure import *
from migen.fhdl.structure import _Operator, _Slice, _Assign, _StatementList
from migen.fhdl.convtools import *
from migen.fhdl.tools import *
def _printsig(ns, s):
if s.bv.signed: