soc: increase default BIOS size
This commit is contained in:
parent
5e6178598c
commit
f2eff4d10e
|
@ -146,7 +146,7 @@ class SoC(Module):
|
|||
if size is not None:
|
||||
self.add_memory_region(name, address, size)
|
||||
|
||||
def register_rom(self, interface, rom_size=0xa000):
|
||||
def register_rom(self, interface, rom_size=0x10000):
|
||||
self.add_wb_slave(mem_decoder(self.mem_map["rom"]), interface)
|
||||
self.add_memory_region("rom", self.cpu_reset_address, rom_size)
|
||||
|
||||
|
|
Loading…
Reference in New Issue