Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Merge pull request #200 from gsomlo/gls-rocket-variants 

cpu/rocket: add "linux" (MMU) and "full" (MMU & FPU) variants
This commit is contained in:
enjoy-digital 2019-06-18 13:15:30 +02:00 committed by GitHub
parent c0df9e0823 f75863fc31
commit f47b4902e5
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 12 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

18
litex/soc/cores/cpu/rocket/core.py
View File

@ -36,10 +36,16 @@ from migen import *
from litex.soc.interconnect import axi
from litex.soc.interconnect import wishbone
CPU_VARIANTS = ["standard"]
CPU_VARIANTS = {
"standard": "freechips.rocketchip.system.LitexConfig",
"linux": "freechips.rocketchip.system.LitexLinuxConfig",
"full": "freechips.rocketchip.system.LitexFullConfig",
}
GCC_FLAGS = {
"standard": "-march=rv64imac -mabi=lp64 ",
"standard": "-march=rv64imac -mabi=lp64 ",
"linux": "-march=rv64imac -mabi=lp64 ",
"full": "-march=rv64imafdc -mabi=lp64 ",
}
class RocketRV64(Module):
@ -223,16 +229,16 @@ class RocketRV64(Module):
self.submodules += mem_a2w, mem_dc, mmio_a2w, mmio_dc
# add verilog sources
self.add_sources(platform)
self.add_sources(platform, variant)
@staticmethod
def add_sources(platform):
def add_sources(platform, variant="standard"):
vdir = os.path.join(
os.path.abspath(os.path.dirname(__file__)), "verilog")
platform.add_sources(
os.path.join(vdir, "generated-src"),
"freechips.rocketchip.system.LitexConfig.v",
"freechips.rocketchip.system.LitexConfig.behav_srams.v",
CPU_VARIANTS[variant] + ".v",
CPU_VARIANTS[variant] + ".behav_srams.v",
)
platform.add_sources(
os.path.join(vdir, "vsrc"),