Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

soc/integration/add_ethernet: Expose full_memory_we parameter.

This commit is contained in:
Florent Kermarrec 2024-09-05 10:18:12 +02:00
parent d3161ad74c
commit f67b39739e
1 changed files with 9 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
litex/soc/integration/soc.py
View File

@ -1842,6 +1842,7 @@ class LiteXSoC(SoC):
data_width = 8, data_width = 8,
nrxslots = 2, rxslots_read_only = True, nrxslots = 2, rxslots_read_only = True,
ntxslots = 2, txslots_write_only = False, ntxslots = 2, txslots_write_only = False,
full_memory_we = False,
with_timestamp = False, with_timestamp = False,
with_timing_constraints = True, with_timing_constraints = True,
local_ip = None, local_ip = None,
@ -1857,13 +1858,14 @@ class LiteXSoC(SoC):
if with_timestamp: if with_timestamp:
self.timer0.add_uptime() self.timer0.add_uptime()
ethmac = LiteEthMAC( ethmac = LiteEthMAC(
phy = phy, phy = phy,
dw = {8: 32, 32: 32, 64: 64}[data_width], dw = {8: 32, 32: 32, 64: 64}[data_width],
interface = "wishbone", interface = "wishbone",
endianness = self.cpu.endianness, endianness = self.cpu.endianness,
nrxslots = nrxslots, rxslots_read_only = rxslots_read_only, nrxslots = nrxslots, rxslots_read_only = rxslots_read_only,
ntxslots = ntxslots, txslots_write_only = txslots_write_only, ntxslots = ntxslots, txslots_write_only = txslots_write_only,
timestamp = None if not with_timestamp else self.timer0.uptime_cycles, timestamp = None if not with_timestamp else self.timer0.uptime_cycles,
full_memory_we = full_memory_we,
with_preamble_crc = not software_debug, with_preamble_crc = not software_debug,
with_sys_datapath = with_sys_datapath) with_sys_datapath = with_sys_datapath)
if not with_sys_datapath: if not with_sys_datapath: