Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

Fragment -> _Fragment

Browse source
This commit is contained in:
Sebastien Bourdeauducq 2013-07-26 15:13:24 +02:00
parent 78776b4bc9
commit f7f19b78e4
1 changed files with 2 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
mibuild/generic_platform.py
View file

@ -2,6 +2,7 @@ from copy import copy
import os, argparse
from migen.fhdl.std import *
from migen.fhdl.structure import _Fragment
from migen.genlib.record import Record
from migen.fhdl import verilog
@ -194,7 +195,7 @@ class GenericPlatform:
self.add_source(os.path.join(root, filename), language)
def get_verilog(self, fragment, **kwargs):
if not isinstance(fragment, Fragment):
if not isinstance(fragment, _Fragment):
fragment = fragment.get_fragment()
# We may create a temporary clock/reset generator that would request pins.
# Save the constraint manager state so that such pin requests disappear