mirror of
https://github.com/enjoy-digital/litex.git
synced 2025-01-04 09:52:26 -05:00
README: improve instructions for litex_sim
This commit is contained in:
parent
e3935b481e
commit
f916705313
1 changed files with 5 additions and 3 deletions
8
README
8
README
|
@ -136,9 +136,11 @@ FPGA lessons/tutorials can be found at: https://github.com/enjoy-digital/fpga_10
|
||||||
|
|
||||||
5. ... and/or install Verilator and test LiteX on your computer:
|
5. ... and/or install Verilator and test LiteX on your computer:
|
||||||
Download and install Verilator: http://www.veripool.org/
|
Download and install Verilator: http://www.veripool.org/
|
||||||
Install libevent-devel / json-c-devel packages
|
On Fedora:
|
||||||
Go to boards/targets
|
sudo dnf install libevent-devel json-c-devel
|
||||||
./sim.py
|
On Ubuntu:
|
||||||
|
sudo apt install libevent-dev libjson-c-dev
|
||||||
|
run: litex_sim
|
||||||
|
|
||||||
6. Run a terminal program on the board's serial port at 115200 8-N-1.
|
6. Run a terminal program on the board's serial port at 115200 8-N-1.
|
||||||
You should get the BIOS prompt.
|
You should get the BIOS prompt.
|
||||||
|
|
Loading…
Reference in a new issue