Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

build/lattice/common: remove multi-bits support on SDRInput/Output.

Browse source
This commit is contained in:
Florent Kermarrec 2020-04-10 14:36:13 +02:00
parent 8159b65bee
commit fdadbd868b
1 changed files with 14 additions and 24 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

38
litex/build/lattice/common.py
View file

@ -39,18 +39,13 @@ class LatticeECP5AsyncResetSynchronizer:
class LatticeECP5SDRInputImpl(Module):
def __init__(self, i, o, clk):
for n in range(len(i)):
_i = Signal()
_o = Signal()
self.comb += _i.eq(i[n])
self.specials += Instance("IFS1P3BX",
i_SCLK = clk,
i_PD = 0,
i_SP = 1,
i_D = _i,
o_Q = _o,
)
self.comb += o[n].eq(_o)
self.specials += Instance("IFS1P3BX",
i_SCLK = clk,
i_PD = 0,
i_SP = 1,
i_D = i,
o_Q = o,
)
class LatticeECP5SDRInput:
@staticmethod
@ -61,18 +56,13 @@ class LatticeECP5SDRInput:
class LatticeECP5SDROutputImpl(Module):
def __init__(self, i, o, clk):
for n in range(len(i)):
_i = Signal()
_o = Signal()
self.comb += _i.eq(i[n])
self.specials += Instance("OFS1P3BX",
i_SCLK = clk,
i_PD = 0,
i_SP = 1,
i_D = _i,
o_Q = _o,
)
self.comb += o[n].eq(_o)
self.specials += Instance("OFS1P3BX",
i_SCLK = clk,
i_PD = 0,
i_SP = 1,
i_D = i,
o_Q = o,
)
class LatticeECP5SDROutput:
@staticmethod