Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

dvisampler/dma: reverse slot allocation order

This commit is contained in:
Sebastien Bourdeauducq 2013-05-09 10:51:50 +02:00
parent 2df4ff0ad9
commit fe87221d2b
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
milkymist/dvisampler/dma.py
View File

@ -46,7 +46,7 @@ class _SlotArray(Module, AutoCSR):
change_slot = Signal() change_slot = Signal()
current_slot = Signal(max=nslots) current_slot = Signal(max=nslots)
self.sync += If(change_slot, [If(slot.address_valid, current_slot.eq(n)) for n, slot in enumerate(slots)]) self.sync += If(change_slot, [If(slot.address_valid, current_slot.eq(n)) for n, slot in reversed(list(enumerate(slots)))])
self.comb += change_slot.eq(~self.address_valid | self.address_done) self.comb += change_slot.eq(~self.address_valid | self.address_done)
self.comb += [ self.comb += [