This website requires JavaScript.
Explore
Help
Sign in
Hardware
/
litex
Watch
1
Star
0
Fork
You've already forked litex
0
mirror of
https://github.com/enjoy-digital/litex.git
synced
2025-01-04 09:52:26 -05:00
Code
Issues
Projects
Releases
Packages
Wiki
Activity
096e95cb59
litex
/
misoclib
/
com
/
uart
History
Florent Kermarrec
096e95cb59
uart: use data instead of d on endpoint's layouts (coherency with others cores)
2015-03-01 16:56:48 +01:00
..
phy
uart: use data instead of d on endpoint's layouts (coherency with others cores)
2015-03-01 16:56:48 +01:00
test
uart: create phy directory and move phy logic to serial.py (will enable selecting uart phy, for example virtual uart with LiteEth or sim model for Verilator)
2015-03-01 12:14:34 +01:00
__init__.py
uart: use data instead of d on endpoint's layouts (coherency with others cores)
2015-03-01 16:56:48 +01:00