litex/misoclib/mem/litesata/test/striping_tb.py

69 lines
2.3 KiB
Python

from misoclib.mem.litesata.common import *
from misoclib.mem.litesata.core import LiteSATACore
from misoclib.mem.litesata.frontend.common import *
from misoclib.mem.litesata.frontend.crossbar import LiteSATACrossbar
from misoclib.mem.litesata.frontend.bist import LiteSATABISTGenerator, LiteSATABISTChecker
from misoclib.mem.litesata.frontend.striping import LiteSATAStriping
from misoclib.mem.litesata.test.common import *
from misoclib.mem.litesata.test.model.hdd import *
class TB(Module):
def __init__(self):
self.submodules.hdd0 = HDD(n=0,
link_debug=False, link_random_level=0,
transport_debug=False, transport_loopback=False,
hdd_debug=True)
self.submodules.core0 = LiteSATACore(self.hdd0.phy)
self.submodules.hdd1 = HDD(n=1,
link_debug=False, link_random_level=0,
transport_debug=False, transport_loopback=False,
hdd_debug=True)
self.submodules.core1 = LiteSATACore(self.hdd1.phy)
self.submodules.striping = LiteSATAStriping([self.core0, self.core1])
self.submodules.crossbar = LiteSATACrossbar(self.striping)
self.submodules.generator = LiteSATABISTGenerator(self.crossbar.get_port())
self.submodules.checker = LiteSATABISTChecker(self.crossbar.get_port())
def gen_simulation(self, selfp):
hdd0 = self.hdd0
hdd0.malloc(0, 64)
hdd1 = self.hdd1
hdd1.malloc(0, 64)
sector = 0
count = 1
generator = selfp.generator
checker = selfp.checker
while True:
# write data
generator.sector = sector
generator.count = count
generator.start = 1
yield
generator.start = 0
yield
while generator.done == 0:
yield
# verify data
checker.sector = sector
checker.count = count
checker.start = 1
yield
checker.start = 0
yield
while checker.done == 0:
yield
print("errors {}".format(checker.errors))
# prepare next iteration
sector += 1
count = max((count + 1)%8, 1)
if __name__ == "__main__":
run_simulation(TB(), ncycles=8192*2, vcd_name="my.vcd", keep_files=True)