This website requires JavaScript.
Explore
Help
Sign In
Hardware
/
litex
mirror of
https://github.com/enjoy-digital/litex.git
Watch
1
Star
0
Fork
You've already forked litex
0
Code
Issues
Packages
Projects
Releases
Wiki
Activity
11674242c4
litex
/
migen
History
Sebastien Bourdeauducq
11674242c4
Use super() instead of calling parent constructors directly
2012-06-08 18:06:12 +02:00
..
actorlib
Use super() instead of calling parent constructors directly
2012-06-08 18:06:12 +02:00
bank
Use super() instead of calling parent constructors directly
2012-06-08 18:06:12 +02:00
bus
Use super() instead of calling parent constructors directly
2012-06-08 18:06:12 +02:00
corelogic
corelogic/record: better repr
2012-06-08 17:49:31 +02:00
fhdl
fhdl/verilog: add option to display which comb blocks are run
2012-04-30 16:38:40 -05:00
flow
Use super() instead of calling parent constructors directly
2012-06-08 18:06:12 +02:00
sim
sim: multiread/multiwrite
2012-06-08 17:52:32 +02:00
__init__.py
Initial import, FHDL basic structure, divider example
2011-12-04 16:44:38 +01:00