Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
litex/verilog/s6ddrphy
History
Sebastien Bourdeauducq 17b2588321 ddrphy: reads OK, write data coming out 1/2 cycle too late 2012-02-24 15:05:52 +01:00
..
s6ddrphy.v ddrphy: reads OK, write data coming out 1/2 cycle too late 2012-02-24 15:05:52 +01:00