litex/litex/soc
2018-09-06 17:07:14 +02:00
..
cores cpu/minerva: add workaround on import until code is released 2018-09-06 16:40:30 +02:00
integration add Minerva support 2018-09-05 22:33:04 +02:00
interconnect soc/interconnect/wishbone: add Timeout to avoid stalling bus when not responding and generate error. 2018-08-06 12:21:18 +02:00
software fix typo and unused include 2018-09-06 17:07:14 +02:00
tools litex_server: update pcie and remove bar_size parameter 2018-09-05 13:01:51 +02:00
__init__.py
MISOC_LICENSE