Florent Kermarrec 473997df26 cpuif: add CSR_ prefix to CSR base addresses (avoid conflicts between CSR and mems bases)		2015-03-02 16:52:17 +01:00
..
__init__.py	soc: add initial verilator sim support: ./make.py -t simple -p sim build-bitstream :)	2015-03-01 18:25:47 +01:00
cpuif.py	cpuif: add CSR_ prefix to CSR base addresses (avoid conflicts between CSR and mems bases)	2015-03-02 16:52:17 +01:00
sdram.py	sdram: only keep frontend logic and sdram core declaration in soc/sdram.py, move other logic to sdram/core	2015-03-02 12:17:49 +01:00