Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity
litex/migen/fhdl
History
Sebastien Bourdeauducq eed8fa374d fhdl/arrays: use correct BV for intermediate signals
2012-07-11 12:06:32 +02:00
..
__init__.py
autofragment.py
namer.py fhdl: register memory objects with namespace 2012-03-06 18:33:44 +01:00
structure.py fhdl: arrays (TODO: use correct BV for intermediate signals) 2012-07-09 15:16:38 +02:00
tools.py fhdl/arrays: use correct BV for intermediate signals 2012-07-11 12:06:32 +02:00
tracer.py fhdl: register memory objects with namespace 2012-03-06 18:33:44 +01:00
verilog.py fhdl: arrays (TODO: use correct BV for intermediate signals) 2012-07-09 15:16:38 +02:00
verilog_mem_behavioral.py fhdl: register memory objects with namespace 2012-03-06 18:33:44 +01:00