61 lines
2.1 KiB
Python
61 lines
2.1 KiB
Python
import unittest
|
|
from itertools import count
|
|
|
|
from migen import *
|
|
from migen.genlib.fifo import SyncFIFO
|
|
|
|
from migen.test.support import SimCase
|
|
|
|
|
|
class SyncFIFOCase(SimCase, unittest.TestCase):
|
|
class TestBench(Module):
|
|
def __init__(self):
|
|
self.submodules.dut = SyncFIFO([("a", 32), ("b", 32)], 2)
|
|
|
|
self.sync += [
|
|
If(self.dut.we & self.dut.writable,
|
|
self.dut.din.a.eq(self.dut.din.a + 1),
|
|
self.dut.din.b.eq(self.dut.din.b + 2)
|
|
)
|
|
]
|
|
|
|
def test_sizes(self):
|
|
self.assertEqual(len(self.tb.dut.din_bits), 64)
|
|
self.assertEqual(len(self.tb.dut.dout_bits), 64)
|
|
|
|
def test_run_sequence(self):
|
|
seq = list(range(20))
|
|
def gen():
|
|
for cycle in count():
|
|
# fire re and we at "random"
|
|
yield self.tb.dut.we.eq(cycle % 2 == 0)
|
|
yield self.tb.dut.re.eq(cycle % 3 == 0)
|
|
# the output if valid must be correct
|
|
if (yield self.tb.dut.readable) and (yield self.tb.dut.re):
|
|
try:
|
|
i = seq.pop(0)
|
|
except IndexError:
|
|
break
|
|
self.assertEqual((yield self.tb.dut.dout.a), i)
|
|
self.assertEqual((yield self.tb.dut.dout.b), i*2)
|
|
yield
|
|
self.run_with(gen())
|
|
|
|
def test_replace(self):
|
|
seq = [x for x in range(20) if x % 5]
|
|
def gen():
|
|
for cycle in count():
|
|
yield self.tb.dut.we.eq(cycle % 2 == 0)
|
|
yield self.tb.dut.re.eq(cycle % 7 == 0)
|
|
yield self.tb.dut.replace.eq(
|
|
(yield self.tb.dut.din.a) % 5 == 1)
|
|
if (yield self.tb.dut.readable) and (yield self.tb.dut.re):
|
|
try:
|
|
i = seq.pop(0)
|
|
except IndexError:
|
|
break
|
|
self.assertEqual((yield self.tb.dut.dout.a), i)
|
|
self.assertEqual((yield self.tb.dut.dout.b), i*2)
|
|
yield
|
|
self.run_with(gen())
|