90 lines
1.9 KiB
Verilog
90 lines
1.9 KiB
Verilog
/*
|
|
* Milkymist SoC
|
|
* Copyright (C) 2007, 2008, 2009, 2011 Sebastien Bourdeauducq
|
|
*
|
|
* This program is free software: you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation, version 3 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
module master #(
|
|
parameter id = 0,
|
|
parameter nreads = 10,
|
|
parameter nwrites = 10,
|
|
parameter p = 4
|
|
) (
|
|
input sys_clk,
|
|
input sys_rst,
|
|
|
|
output reg [31:0] dat_w,
|
|
input [31:0] dat_r,
|
|
output reg [31:0] adr,
|
|
output reg we,
|
|
output reg [3:0] sel,
|
|
output cyc,
|
|
output stb,
|
|
input ack,
|
|
|
|
output reg tend
|
|
);
|
|
|
|
integer rcounter;
|
|
integer wcounter;
|
|
reg active;
|
|
|
|
assign cyc = active;
|
|
assign stb = active;
|
|
|
|
always @(posedge sys_clk) begin
|
|
if(sys_rst) begin
|
|
dat_w <= 0;
|
|
adr <= 0;
|
|
we <= 0;
|
|
sel <= 0;
|
|
active <= 0;
|
|
rcounter = 0;
|
|
wcounter = 0;
|
|
tend <= 0;
|
|
end else begin
|
|
if(ack) begin
|
|
if(~active)
|
|
$display("[M%d] Spurious ack", id);
|
|
else begin
|
|
if(we)
|
|
$display("[M%d] Ack W: %x:%x [%x]", id, adr, dat_w, sel);
|
|
else
|
|
$display("[M%d] Ack R: %x:%x [%x]", id, adr, dat_r, sel);
|
|
end
|
|
active <= 1'b0;
|
|
end else if(~active) begin
|
|
if(($random % p) == 0) begin
|
|
adr <= (($random % 5)<< (32-2)) + id;
|
|
sel <= sel + 1;
|
|
active <= 1'b1;
|
|
if(($random % 2) == 0) begin
|
|
/* Read */
|
|
we <= 1'b0;
|
|
rcounter = rcounter + 1;
|
|
end else begin
|
|
/* Write */
|
|
we <= 1'b1;
|
|
dat_w <= ($random << 16) + id;
|
|
wcounter = wcounter + 1;
|
|
end
|
|
end
|
|
end
|
|
tend <= (rcounter >= nreads) && (wcounter >= nwrites);
|
|
end
|
|
end
|
|
|
|
endmodule
|
|
|