Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity
litex/migen
History
Sebastien Bourdeauducq 7456195775 Consistent names
2011-12-21 22:57:07 +01:00
..
bank Remove uses of declare_signal 2011-12-18 21:47:48 +01:00
bus Remove uses of declare_signal 2011-12-18 21:47:48 +01:00
corelogic corelogic: fix signal exports 2011-12-18 21:54:28 +01:00
fhdl Consistent names 2011-12-21 22:57:07 +01:00
__init__.py Initial import, FHDL basic structure, divider example 2011-12-04 16:44:38 +01:00