Florent Kermarrec 74e756aa30 csr/CSRStorage: remove storage_full (was only needed by alignment_bits)		2019-09-16 08:38:26 +02:00
..
__init__.py
avalon.py	add CONTRIBUTORS file and add copyright header to all files	2019-06-23 23:23:56 +02:00
axi.py	[fix] prevent Vivado from inferring DSP48 in AXIBurst2Beat	2019-08-14 11:30:39 +02:00
csr.py	csr/CSRStorage: remove storage_full (was only needed by alignment_bits)	2019-09-16 08:38:26 +02:00
csr_bus.py	soc_core: add csr_alignment to allow 64-bit alignment with 64-bit CPUs	2019-07-08 10:20:51 +02:00
csr_eventmanager.py	add CONTRIBUTORS file and add copyright header to all files	2019-06-23 23:23:56 +02:00
stream.py	soc/interconnect/stream: add Monitor module	2019-09-05 11:54:14 +02:00
stream_packet.py	add CONTRIBUTORS file and add copyright header to all files	2019-06-23 23:23:56 +02:00
stream_sim.py	add CONTRIBUTORS file and add copyright header to all files	2019-06-23 23:23:56 +02:00
wishbone.py	interconnect/wishbone: add FlipFlop to allow UpConverter to be used	2019-09-09 11:47:36 +02:00
wishbone2csr.py	add CONTRIBUTORS file and add copyright header to all files	2019-06-23 23:23:56 +02:00
wishbonebridge.py	add CONTRIBUTORS file and add copyright header to all files	2019-06-23 23:23:56 +02:00