442 lines
16 KiB
Python
442 lines
16 KiB
Python
# This file is Copyright (c) 2019 Florent Kermarrec <florent@enjoy-digital.fr>
|
|
# License: BSD
|
|
|
|
import unittest
|
|
import random
|
|
|
|
from migen import *
|
|
|
|
from litex.soc.interconnect.axi import *
|
|
from litex.soc.interconnect import wishbone, csr_bus
|
|
|
|
# Software Models ----------------------------------------------------------------------------------
|
|
|
|
class Burst:
|
|
def __init__(self, addr, type=BURST_FIXED, len=0, size=0):
|
|
self.addr = addr
|
|
self.type = type
|
|
self.len = len
|
|
self.size = size
|
|
|
|
def to_beats(self):
|
|
r = []
|
|
for i in range(self.len + 1):
|
|
if self.type == BURST_INCR:
|
|
offset = i*2**(self.size)
|
|
r += [Beat(self.addr + offset)]
|
|
elif self.type == BURST_WRAP:
|
|
offset = (i*2**(self.size))%((2**self.size)*(self.len + 1))
|
|
r += [Beat(self.addr + offset)]
|
|
else:
|
|
r += [Beat(self.addr)]
|
|
return r
|
|
|
|
|
|
class Beat:
|
|
def __init__(self, addr):
|
|
self.addr = addr
|
|
|
|
|
|
class Access(Burst):
|
|
def __init__(self, addr, data, id, **kwargs):
|
|
Burst.__init__(self, addr, **kwargs)
|
|
self.data = data
|
|
self.id = id
|
|
|
|
|
|
class Write(Access):
|
|
pass
|
|
|
|
|
|
class Read(Access):
|
|
pass
|
|
|
|
# Tests --------------------------------------------------------------------------------------------
|
|
|
|
class TestAXI(unittest.TestCase):
|
|
def test_burst2beat(self):
|
|
def bursts_generator(ax, bursts, valid_rand=50):
|
|
prng = random.Random(42)
|
|
for burst in bursts:
|
|
yield ax.valid.eq(1)
|
|
yield ax.addr.eq(burst.addr)
|
|
yield ax.burst.eq(burst.type)
|
|
yield ax.len.eq(burst.len)
|
|
yield ax.size.eq(burst.size)
|
|
while (yield ax.ready) == 0:
|
|
yield
|
|
yield ax.valid.eq(0)
|
|
while prng.randrange(100) < valid_rand:
|
|
yield
|
|
yield
|
|
|
|
@passive
|
|
def beats_checker(ax, beats, ready_rand=50):
|
|
self.errors = 0
|
|
yield ax.ready.eq(0)
|
|
prng = random.Random(42)
|
|
for beat in beats:
|
|
while ((yield ax.valid) and (yield ax.ready)) == 0:
|
|
if prng.randrange(100) > ready_rand:
|
|
yield ax.ready.eq(1)
|
|
else:
|
|
yield ax.ready.eq(0)
|
|
yield
|
|
ax_addr = (yield ax.addr)
|
|
if ax_addr != beat.addr:
|
|
self.errors += 1
|
|
yield
|
|
|
|
# dut
|
|
ax_burst = stream.Endpoint(ax_description(32, 32))
|
|
ax_beat = stream.Endpoint(ax_description(32, 32))
|
|
dut = AXIBurst2Beat(ax_burst, ax_beat)
|
|
|
|
# generate dut input (bursts)
|
|
prng = random.Random(42)
|
|
bursts = []
|
|
for i in range(32):
|
|
bursts.append(Burst(prng.randrange(2**32), BURST_FIXED, prng.randrange(255), log2_int(32//8)))
|
|
bursts.append(Burst(prng.randrange(2**32), BURST_INCR, prng.randrange(255), log2_int(32//8)))
|
|
bursts.append(Burst(4, BURST_WRAP, 4-1, log2_int(2)))
|
|
|
|
# generate expected dut output (beats for reference)
|
|
beats = []
|
|
for burst in bursts:
|
|
beats += burst.to_beats()
|
|
|
|
# simulation
|
|
generators = [
|
|
bursts_generator(ax_burst, bursts),
|
|
beats_checker(ax_beat, beats)
|
|
]
|
|
run_simulation(dut, generators)
|
|
self.assertEqual(self.errors, 0)
|
|
|
|
|
|
def _test_axi2wishbone(self,
|
|
naccesses=16, simultaneous_writes_reads=False,
|
|
# random: 0: min (no random), 100: max.
|
|
# burst randomness
|
|
id_rand_enable = False,
|
|
len_rand_enable = False,
|
|
data_rand_enable = False,
|
|
# flow valid randomness
|
|
aw_valid_random = 0,
|
|
w_valid_random = 0,
|
|
ar_valid_random = 0,
|
|
r_valid_random = 0,
|
|
# flow ready randomness
|
|
w_ready_random = 0,
|
|
b_ready_random = 0,
|
|
r_ready_random = 0
|
|
):
|
|
|
|
def writes_cmd_generator(axi_port, writes):
|
|
prng = random.Random(42)
|
|
for write in writes:
|
|
while prng.randrange(100) < aw_valid_random:
|
|
yield
|
|
# send command
|
|
yield axi_port.aw.valid.eq(1)
|
|
yield axi_port.aw.addr.eq(write.addr<<2)
|
|
yield axi_port.aw.burst.eq(write.type)
|
|
yield axi_port.aw.len.eq(write.len)
|
|
yield axi_port.aw.size.eq(write.size)
|
|
yield axi_port.aw.id.eq(write.id)
|
|
yield
|
|
while (yield axi_port.aw.ready) == 0:
|
|
yield
|
|
yield axi_port.aw.valid.eq(0)
|
|
|
|
def writes_data_generator(axi_port, writes):
|
|
prng = random.Random(42)
|
|
yield axi_port.w.strb.eq(2**(len(axi_port.w.data)//8) - 1)
|
|
for write in writes:
|
|
for i, data in enumerate(write.data):
|
|
while prng.randrange(100) < w_valid_random:
|
|
yield
|
|
# send data
|
|
yield axi_port.w.valid.eq(1)
|
|
if (i == (len(write.data) - 1)):
|
|
yield axi_port.w.last.eq(1)
|
|
else:
|
|
yield axi_port.w.last.eq(0)
|
|
yield axi_port.w.data.eq(data)
|
|
yield
|
|
while (yield axi_port.w.ready) == 0:
|
|
yield
|
|
yield axi_port.w.valid.eq(0)
|
|
axi_port.reads_enable = True
|
|
|
|
def writes_response_generator(axi_port, writes):
|
|
prng = random.Random(42)
|
|
self.writes_id_errors = 0
|
|
for write in writes:
|
|
# wait response
|
|
yield axi_port.b.ready.eq(0)
|
|
yield
|
|
while (yield axi_port.b.valid) == 0:
|
|
yield
|
|
while prng.randrange(100) < b_ready_random:
|
|
yield
|
|
yield axi_port.b.ready.eq(1)
|
|
yield
|
|
if (yield axi_port.b.id) != write.id:
|
|
self.writes_id_errors += 1
|
|
|
|
def reads_cmd_generator(axi_port, reads):
|
|
prng = random.Random(42)
|
|
while not axi_port.reads_enable:
|
|
yield
|
|
for read in reads:
|
|
while prng.randrange(100) < ar_valid_random:
|
|
yield
|
|
# send command
|
|
yield axi_port.ar.valid.eq(1)
|
|
yield axi_port.ar.addr.eq(read.addr<<2)
|
|
yield axi_port.ar.burst.eq(read.type)
|
|
yield axi_port.ar.len.eq(read.len)
|
|
yield axi_port.ar.size.eq(read.size)
|
|
yield axi_port.ar.id.eq(read.id)
|
|
yield
|
|
while (yield axi_port.ar.ready) == 0:
|
|
yield
|
|
yield axi_port.ar.valid.eq(0)
|
|
|
|
def reads_response_data_generator(axi_port, reads):
|
|
prng = random.Random(42)
|
|
self.reads_data_errors = 0
|
|
self.reads_id_errors = 0
|
|
self.reads_last_errors = 0
|
|
while not axi_port.reads_enable:
|
|
yield
|
|
for read in reads:
|
|
for i, data in enumerate(read.data):
|
|
# wait data / response
|
|
yield axi_port.r.ready.eq(0)
|
|
yield
|
|
while (yield axi_port.r.valid) == 0:
|
|
yield
|
|
while prng.randrange(100) < r_ready_random:
|
|
yield
|
|
yield axi_port.r.ready.eq(1)
|
|
yield
|
|
if (yield axi_port.r.data) != data:
|
|
self.reads_data_errors += 1
|
|
if (yield axi_port.r.id) != read.id:
|
|
self.reads_id_errors += 1
|
|
if i == (len(read.data) - 1):
|
|
if (yield axi_port.r.last) != 1:
|
|
self.reads_last_errors += 1
|
|
else:
|
|
if (yield axi_port.r.last) != 0:
|
|
self.reads_last_errors += 1
|
|
|
|
# dut
|
|
class DUT(Module):
|
|
def __init__(self):
|
|
self.axi = AXIInterface(data_width=32, address_width=32, id_width=8)
|
|
self.wishbone = wishbone.Interface(data_width=32)
|
|
|
|
axi2wishbone = AXI2Wishbone(self.axi, self.wishbone)
|
|
self.submodules += axi2wishbone
|
|
|
|
wishbone_mem = wishbone.SRAM(1024, bus=self.wishbone)
|
|
self.submodules += wishbone_mem
|
|
|
|
dut = DUT()
|
|
|
|
# generate writes/reads
|
|
prng = random.Random(42)
|
|
writes = []
|
|
offset = 1
|
|
for i in range(naccesses):
|
|
_id = prng.randrange(2**8) if id_rand_enable else i
|
|
_len = prng.randrange(32) if len_rand_enable else i
|
|
_data = [prng.randrange(2**32) if data_rand_enable else j for j in range(_len + 1)]
|
|
writes.append(Write(offset, _data, _id, type=BURST_INCR, len=_len, size=log2_int(32//8)))
|
|
offset += _len + 1
|
|
# dummy reads to ensure datas have been written before the effective reads start.
|
|
dummy_reads = [Read(1023, [0], 0, type=BURST_FIXED, len=0, size=log2_int(32//8)) for _ in range(32)]
|
|
reads = writes
|
|
|
|
# simulation
|
|
if simultaneous_writes_reads:
|
|
dut.axi.reads_enable = True
|
|
else:
|
|
dut.axi.reads_enable = False # will be set by writes_data_generator
|
|
generators = [
|
|
writes_cmd_generator(dut.axi, writes),
|
|
writes_data_generator(dut.axi, writes),
|
|
writes_response_generator(dut.axi, writes),
|
|
reads_cmd_generator(dut.axi, reads),
|
|
reads_response_data_generator(dut.axi, reads)
|
|
]
|
|
run_simulation(dut, generators)
|
|
self.assertEqual(self.writes_id_errors, 0)
|
|
self.assertEqual(self.reads_data_errors, 0)
|
|
self.assertEqual(self.reads_id_errors, 0)
|
|
self.assertEqual(self.reads_last_errors, 0)
|
|
|
|
# test with no randomness
|
|
def test_axi2wishbone_writes_then_reads_no_random(self):
|
|
self._test_axi2wishbone(simultaneous_writes_reads=False)
|
|
|
|
# test randomness one parameter at a time
|
|
def test_axi2wishbone_writes_then_reads_random_bursts(self):
|
|
self._test_axi2wishbone(
|
|
simultaneous_writes_reads = False,
|
|
id_rand_enable = True,
|
|
len_rand_enable = True,
|
|
data_rand_enable = True)
|
|
|
|
def test_axi2wishbone_random_w_ready(self):
|
|
self._test_axi2wishbone(w_ready_random=90)
|
|
|
|
def test_axi2wishbone_random_b_ready(self):
|
|
self._test_axi2wishbone(b_ready_random=90)
|
|
|
|
def test_axi2wishbone_random_r_ready(self):
|
|
self._test_axi2wishbone(r_ready_random=90)
|
|
|
|
def test_axi2wishbone_random_aw_valid(self):
|
|
self._test_axi2wishbone(aw_valid_random=90)
|
|
|
|
def test_axi2wishbone_random_w_valid(self):
|
|
self._test_axi2wishbone(w_valid_random=90)
|
|
|
|
def test_axi2wishbone_random_ar_valid(self):
|
|
self._test_axi2wishbone(ar_valid_random=90)
|
|
|
|
def test_axi2wishbone_random_r_valid(self):
|
|
self._test_axi2wishbone(r_valid_random=90)
|
|
|
|
# now let's stress things a bit... :)
|
|
def test_axi2wishbone_random_all(self):
|
|
self._test_axi2wishbone(
|
|
simultaneous_writes_reads = False,
|
|
id_rand_enable = True,
|
|
len_rand_enable = True,
|
|
aw_valid_random = 50,
|
|
w_ready_random = 50,
|
|
b_ready_random = 50,
|
|
w_valid_random = 50,
|
|
ar_valid_random = 90,
|
|
r_valid_random = 90,
|
|
r_ready_random = 90
|
|
)
|
|
|
|
def test_wishbone2axi2wishbone(self):
|
|
class DUT(Module):
|
|
def __init__(self):
|
|
self.wishbone = wishbone.Interface(data_width=32)
|
|
|
|
# # #
|
|
|
|
axi = AXILiteInterface(data_width=32, address_width=32)
|
|
wb = wishbone.Interface(data_width=32)
|
|
|
|
wishbone2axi = Wishbone2AXILite(self.wishbone, axi)
|
|
axi2wishbone = AXILite2Wishbone(axi, wb)
|
|
self.submodules += wishbone2axi, axi2wishbone
|
|
|
|
sram = wishbone.SRAM(1024, init=[0x12345678, 0xa55aa55a])
|
|
self.submodules += sram
|
|
self.comb += wb.connect(sram.bus)
|
|
|
|
def generator(dut):
|
|
dut.errors = 0
|
|
if (yield from dut.wishbone.read(0)) != 0x12345678:
|
|
dut.errors += 1
|
|
if (yield from dut.wishbone.read(1)) != 0xa55aa55a:
|
|
dut.errors += 1
|
|
for i in range(32):
|
|
yield from dut.wishbone.write(i, i)
|
|
for i in range(32):
|
|
if (yield from dut.wishbone.read(i)) != i:
|
|
dut.errors += 1
|
|
|
|
dut = DUT()
|
|
run_simulation(dut, [generator(dut)])
|
|
self.assertEqual(dut.errors, 0)
|
|
|
|
def test_axilite2csr(self):
|
|
@passive
|
|
def csr_mem_handler(csr, mem):
|
|
while True:
|
|
adr = (yield csr.adr)
|
|
yield csr.dat_r.eq(mem[adr])
|
|
if (yield csr.we):
|
|
mem[adr] = (yield csr.dat_w)
|
|
yield
|
|
|
|
class DUT(Module):
|
|
def __init__(self):
|
|
self.axi_lite = AXILiteInterface()
|
|
self.csr = csr_bus.Interface()
|
|
self.submodules.axilite2csr = AXILite2CSR(self.axi_lite, self.csr)
|
|
self.errors = 0
|
|
|
|
prng = random.Random(42)
|
|
mem_ref = [prng.randrange(255) for i in range(100)]
|
|
|
|
def generator(dut):
|
|
dut.errors = 0
|
|
|
|
for adr, ref in enumerate(mem_ref):
|
|
adr = adr << 2
|
|
data, resp = (yield from dut.axi_lite.read(adr))
|
|
self.assertEqual(resp, 0b00)
|
|
if data != ref:
|
|
dut.errors += 1
|
|
|
|
write_data = [prng.randrange(255) for _ in mem_ref]
|
|
|
|
for adr, wdata in enumerate(write_data):
|
|
adr = adr << 2
|
|
resp = (yield from dut.axi_lite.write(adr, wdata))
|
|
self.assertEqual(resp, 0b00)
|
|
rdata, resp = (yield from dut.axi_lite.read(adr))
|
|
self.assertEqual(resp, 0b00)
|
|
if rdata != wdata:
|
|
dut.errors += 1
|
|
|
|
dut = DUT()
|
|
mem = [v for v in mem_ref]
|
|
run_simulation(dut, [generator(dut), csr_mem_handler(dut.csr, mem)])
|
|
self.assertEqual(dut.errors, 0)
|
|
|
|
def test_axilite_sram(self):
|
|
class DUT(Module):
|
|
def __init__(self, size, init):
|
|
self.axi_lite = AXILiteInterface()
|
|
self.submodules.sram = AXILiteSRAM(size, init=init, bus=self.axi_lite)
|
|
self.errors = 0
|
|
|
|
def generator(dut, ref_init):
|
|
for adr, ref in enumerate(ref_init):
|
|
adr = adr << 2
|
|
data, resp = (yield from dut.axi_lite.read(adr))
|
|
self.assertEqual(resp, 0b00)
|
|
if data != ref:
|
|
dut.errors += 1
|
|
|
|
write_data = [prng.randrange(255) for _ in ref_init]
|
|
|
|
for adr, wdata in enumerate(write_data):
|
|
adr = adr << 2
|
|
resp = (yield from dut.axi_lite.write(adr, wdata))
|
|
self.assertEqual(resp, 0b00)
|
|
rdata, resp = (yield from dut.axi_lite.read(adr))
|
|
self.assertEqual(resp, 0b00)
|
|
if rdata != wdata:
|
|
dut.errors += 1
|
|
|
|
prng = random.Random(42)
|
|
init = [prng.randrange(2**32) for i in range(100)]
|
|
|
|
dut = DUT(size=len(init)*4, init=[v for v in init])
|
|
run_simulation(dut, [generator(dut, init)])
|
|
self.assertEqual(dut.errors, 0)
|