Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
litex/misoclib/com/litepcie/example_designs/targets
History
Florent Kermarrec a99aa9c7fd uart: rename wishbone to bridge 2015-05-09 16:24:28 +02:00
..
__init__.py add litepcie core 2015-04-17 13:45:01 +02:00
dma.py uart: rename wishbone to bridge 2015-05-09 16:24:28 +02:00