This website requires JavaScript.
Explore
Help
Sign in
Hardware
/
litex
Watch
1
Star
0
Fork
You've already forked litex
0
mirror of
https://github.com/enjoy-digital/litex.git
synced
2025-01-04 09:52:26 -05:00
Code
Issues
Projects
Releases
Packages
Wiki
Activity
910c7806cf
litex
/
migen
History
Sebastien Bourdeauducq
910c7806cf
actorlib: generator-based generic simulation actor
2012-06-08 17:54:03 +02:00
..
actorlib
actorlib: generator-based generic simulation actor
2012-06-08 17:54:03 +02:00
bank
bank/description: pad unaligned multi-word registers at the top
2012-05-21 22:55:23 +02:00
bus
bus/wishbone2asmi: fix cache tag size
2012-05-15 15:18:03 +02:00
corelogic
corelogic/record: better repr
2012-06-08 17:49:31 +02:00
fhdl
fhdl/verilog: add option to display which comb blocks are run
2012-04-30 16:38:40 -05:00
flow
flow: generic parameter passing to Actor from sequential/pipelined
2012-06-07 18:24:33 +02:00
sim
sim: multiread/multiwrite
2012-06-08 17:52:32 +02:00
__init__.py