41 lines
1.4 KiB
Python
41 lines
1.4 KiB
Python
from fractions import Fraction
|
|
|
|
from migen.fhdl.std import *
|
|
|
|
class MXCRG(Module):
|
|
def __init__(self, pads, outfreq1x):
|
|
self.clock_domains.cd_sys = ClockDomain()
|
|
self.clock_domains.cd_sdram_half = ClockDomain()
|
|
self.clock_domains.cd_sdram_full_wr = ClockDomain()
|
|
self.clock_domains.cd_sdram_full_rd = ClockDomain()
|
|
self.clock_domains.cd_base50 = ClockDomain(reset_less=True)
|
|
|
|
self.clk4x_wr_strb = Signal()
|
|
self.clk4x_rd_strb = Signal()
|
|
|
|
###
|
|
|
|
infreq = 50*1000000
|
|
ratio = Fraction(outfreq1x)/Fraction(infreq)
|
|
in_period = float(Fraction(1000000000)/Fraction(infreq))
|
|
|
|
self.specials += Instance("mxcrg",
|
|
Instance.Parameter("in_period", in_period),
|
|
Instance.Parameter("f_mult", ratio.numerator),
|
|
Instance.Parameter("f_div", ratio.denominator),
|
|
Instance.Input("clk50_pad", pads.clk50),
|
|
Instance.Input("trigger_reset", pads.trigger_reset),
|
|
|
|
Instance.Output("sys_clk", self.cd_sys.clk),
|
|
Instance.Output("sys_rst", self.cd_sys.rst),
|
|
Instance.Output("clk2x_270", self.cd_sdram_half.clk),
|
|
Instance.Output("clk4x_wr", self.cd_sdram_full_wr.clk),
|
|
Instance.Output("clk4x_rd", self.cd_sdram_full_rd.clk),
|
|
Instance.Output("base50_clk", self.cd_base50.clk),
|
|
|
|
Instance.Output("clk4x_wr_strb", self.clk4x_wr_strb),
|
|
Instance.Output("clk4x_rd_strb", self.clk4x_rd_strb),
|
|
Instance.Output("norflash_rst_n", pads.norflash_rst_n),
|
|
Instance.Output("ddr_clk_pad_p", pads.ddr_clk_p),
|
|
Instance.Output("ddr_clk_pad_n", pads.ddr_clk_n))
|