This website requires JavaScript.
Explore
Help
Sign In
Hardware
/
litex
mirror of
https://github.com/enjoy-digital/litex.git
Watch
1
Star
0
Fork
You've already forked litex
0
Code
Issues
Packages
Projects
Releases
Wiki
Activity
9210272356
litex
/
misoclib
/
soc
History
Florent Kermarrec
9df60bf98e
lasmicon: better management of optional bandwidth module (automatically inserted by -Ot with_memtest True)
2015-03-03 09:02:53 +01:00
..
__init__.py
soc: add initial verilator sim support: ./make.py -t simple -p sim build-bitstream :)
2015-03-01 18:25:47 +01:00
cpuif.py
cpuif: add CSR_ prefix to CSR base addresses (avoid conflicts between CSR and mems bases)
2015-03-02 16:52:17 +01:00
sdram.py
lasmicon: better management of optional bandwidth module (automatically inserted by -Ot with_memtest True)
2015-03-03 09:02:53 +01:00