litex/litesata
Florent Kermarrec 2bb9c6b649 add verilog backend to use the core with a "standard" flow 2015-01-19 20:38:48 +01:00
..
core refactor code 2015-01-17 13:22:52 +01:00
frontend refactor code 2015-01-17 13:22:52 +01:00
phy add verilog backend to use the core with a "standard" flow 2015-01-19 20:38:48 +01:00
test refactor code 2015-01-17 13:22:52 +01:00
__init__.py refactor code 2015-01-17 13:22:52 +01:00
common.py clean up 2015-01-19 18:13:43 +01:00