This website requires JavaScript.
Explore
Help
Sign In
Hardware
/
litex
mirror of
https://github.com/enjoy-digital/litex.git
Watch
1
Star
0
Fork
You've already forked litex
0
Code
Issues
Packages
Projects
Releases
Wiki
Activity
aec02b395d
litex
/
litex
/
gen
History
Florent Kermarrec
6d36fd2dda
gen/fhdl/namer: Minor cleanup to ease readability.
2022-05-09 17:53:27 +02:00
..
fhdl
gen/fhdl/namer: Minor cleanup to ease readability.
2022-05-09 17:53:27 +02:00
sim
gen/fhdl: Integrate namer from Migen to give us more flexibility on generated verilog names.
2022-05-06 16:04:24 +02:00
__init__.py
gen: add common with reverse_bits/reverse_bytes functions
2018-10-30 10:15:29 +01:00
common.py
gen: add specify SPDX License identifier and specify file is part of Migen and has been modified/adapted for LiteX.
2020-08-23 15:19:46 +02:00