24 lines
704 B
Python
24 lines
704 B
Python
from migen.fhdl.structure import *
|
|
from migen.fhdl import verilog
|
|
from migen.bank import description, csrgen
|
|
from migen.bank.description import READ_ONLY, WRITE_ONLY
|
|
|
|
ninputs = 32
|
|
noutputs = 32
|
|
|
|
oreg = description.RegisterField("o", noutputs)
|
|
ireg = description.RegisterField("i", ninputs, READ_ONLY, WRITE_ONLY)
|
|
|
|
# input path
|
|
gpio_in = Signal(BV(ninputs))
|
|
gpio_in_s = Signal(BV(ninputs)) # synchronizer
|
|
insync = [gpio_in_s.eq(gpio_in), ireg.field.w.eq(gpio_in_s)]
|
|
inf = Fragment(sync=insync)
|
|
|
|
bank = csrgen.Bank([oreg, ireg])
|
|
f = bank.get_fragment() + inf
|
|
oreg.field.r.name_override = "gpio_out"
|
|
i = bank.interface
|
|
v = verilog.convert(f, {i.dat_r, oreg.field.r, i.adr, i.we, i.dat_w, gpio_in})
|
|
print(v)
|