This website requires JavaScript.
Explore
Help
Sign in
Hardware
/
litex
Watch
1
Star
0
Fork
You've already forked litex
0
mirror of
https://github.com/enjoy-digital/litex.git
synced
2025-01-04 09:52:26 -05:00
Code
Issues
Projects
Releases
Packages
Wiki
Activity
c8fcaaea2d
litex
/
litex
History
Florent Kermarrec
c8fcaaea2d
integration/soc: use self.irq.enabled instead of hasattr(self.cpu, "interrupt").
2020-11-30 10:17:03 +01:00
..
boards
symbiflow: remove workarounds for symbiflow
2020-11-23 10:33:11 +01:00
build
build/lattice/programmer/load_bitstream: convert .bit to .svf with bit_to_svf it bitstream_file provided as .bit.
2020-11-28 08:58:57 +01:00
gen
gen/fhdl/verilog: improve clock domain error reporting.
2020-11-10 13:27:29 +01:00
soc
integration/soc: use self.irq.enabled instead of hasattr(self.cpu, "interrupt").
2020-11-30 10:17:03 +01:00
tools
integration/soc: use self.irq.enabled instead of hasattr(self.cpu, "interrupt").
2020-11-30 10:17:03 +01:00
__init__.py
revert get_data_mod change (Vexrisv SMP repo has been renamed to pythondata-cpu-vexriscv_smp).
2020-11-05 19:55:18 +01:00