This website requires JavaScript.
Explore
Help
Sign in
Hardware
/
litex
Watch
1
Star
0
Fork
You've already forked litex
0
mirror of
https://github.com/enjoy-digital/litex.git
synced
2025-01-04 09:52:26 -05:00
Code
Issues
Projects
Releases
Packages
Wiki
Activity
d15d982904
litex
/
verilog
/
m1crg
History
Sebastien Bourdeauducq
c86dd3cbef
Define clock domains instead of passing extra clocks as regular signals
2012-09-11 00:21:07 +02:00
..
m1crg.v
Define clock domains instead of passing extra clocks as regular signals
2012-09-11 00:21:07 +02:00