This website requires JavaScript.
Explore
Help
Sign in
Hardware
/
litex
Watch
1
Star
0
Fork
You've already forked litex
0
mirror of
https://github.com/enjoy-digital/litex.git
synced
2025-01-04 09:52:26 -05:00
Code
Issues
Projects
Releases
Packages
Wiki
Activity
d43e470e3c
litex
/
misoclib
History
whitequark
4b6bd43d8e
Enable ror, ffl1 and addc for OR1K.
2015-07-30 10:55:01 +03:00
..
com
misoclib/com/uart: remove irq condition parameters and use "non-full" for tx irq, "non-empty" for rx irq.
2015-07-25 00:25:09 +02:00
cpu
mor1kx: enable ADDC, CMOV and FFL1 instructions
2015-07-29 00:08:21 +08:00
mem
wishbone2lasmi: fix "READ_DATA" state
2015-07-09 10:40:32 +02:00
soc
Enable ror, ffl1 and addc for OR1K.
2015-07-30 10:55:01 +03:00
tools
video
misoclib/video/dvisampler: add fifo_depth parameter
2015-07-13 11:03:33 +02:00
__init__.py
mxcrg.v
misoclib: integrate mxcrg.py in mlabs_video target, remove others directory
2015-07-24 23:16:45 +02:00