mirror of
https://github.com/enjoy-digital/litex.git
synced 2025-01-04 09:52:26 -05:00
6 lines
298 B
ReStructuredText
6 lines
298 B
ReStructuredText
Simulating a Migen design
|
|
#########################
|
|
|
|
Migen allows you to easily simulate your FHDL design and interface it with arbitrary Python code. The simulator is written in pure Python and interprets the FHDL structure directly without using an external Verilog simulator.
|
|
|
|
[To be rewritten]
|