Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity
litex/migen/sim
History
Sebastien Bourdeauducq e0899c1424 sim: make sure replaced memory signals are always in VCD signal set
2015-10-05 12:24:32 +08:00
..
__init__.py sim: VCD output support 2015-09-21 21:20:31 +08:00
core.py sim: make sure replaced memory signals are always in VCD signal set 2015-10-05 12:24:32 +08:00
vcd.py fhdl: replace flen with len 2015-09-26 18:45:10 +08:00