litex/examples/pytholite
Sebastien Bourdeauducq 92b67df41c sim: default runner to Icarus Verilog 2013-02-09 17:04:53 +01:00
..
basic.py sim: default runner to Icarus Verilog 2013-02-09 17:04:53 +01:00
uio.py sim: default runner to Icarus Verilog 2013-02-09 17:04:53 +01:00