Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
litex/misoclib/mem/litesata/example_designs/platforms
History
Florent Kermarrec f27e7a4b22 litesata: remove unneeded clock constraint 2015-03-03 10:24:05 +01:00
..
kc705.py litesata: remove unneeded clock constraint 2015-03-03 10:24:05 +01:00
verilog_backend.py litesata: move file and modify import to misoclib.mem.litesata 2015-02-28 11:03:24 +01:00