This website requires JavaScript.
Explore
Help
Sign in
Hardware
/
litex
Watch
1
Star
0
Fork
You've already forked litex
0
mirror of
https://github.com/enjoy-digital/litex.git
synced
2025-01-04 09:52:26 -05:00
Code
Issues
Projects
Releases
Packages
Wiki
Activity
fd31e6ae61
litex
/
misoclib
History
Florent Kermarrec
fd31e6ae61
litescope/core/port: fix LiteScopeEdgeDetector (refactoring issues)
2015-08-24 18:23:38 +02:00
..
com
liteth/phy: simplify clk_freq in LiteEthPHY autodetect function (thanks Sebastien)
2015-08-22 16:30:42 +02:00
cpu
mor1kx: enable ADDC, CMOV and FFL1 instructions
2015-07-29 00:08:21 +08:00
mem
sdram/phy/s6ddrphy: fix comment on S6QuarterRateDDRPHY
2015-08-22 12:50:41 +02:00
soc
Enable ror, ffl1 and addc for OR1K.
2015-07-30 10:55:01 +03:00
tools
litescope/core/port: fix LiteScopeEdgeDetector (refactoring issues)
2015-08-24 18:23:38 +02:00
video
misoclib/video/dvisampler: add fifo_depth parameter
2015-07-13 11:03:33 +02:00
__init__.py
mxcrg.v
misoclib: integrate mxcrg.py in mlabs_video target, remove others directory
2015-07-24 23:16:45 +02:00