2017-09-15 09:35:26 -04:00
|
|
|
.section .text
|
|
|
|
|
|
|
|
start:
|
2017-09-20 14:17:27 -04:00
|
|
|
|
|
|
|
# zero-initialize register file
|
2017-09-15 09:35:26 -04:00
|
|
|
addi x1, zero, 0
|
2017-09-20 14:17:27 -04:00
|
|
|
# x2 (sp) is initialized by reset
|
2017-09-15 09:35:26 -04:00
|
|
|
addi x3, zero, 0
|
|
|
|
addi x4, zero, 0
|
|
|
|
addi x5, zero, 0
|
|
|
|
addi x6, zero, 0
|
|
|
|
addi x7, zero, 0
|
|
|
|
addi x8, zero, 0
|
|
|
|
addi x9, zero, 0
|
|
|
|
addi x10, zero, 0
|
|
|
|
addi x11, zero, 0
|
|
|
|
addi x12, zero, 0
|
|
|
|
addi x13, zero, 0
|
|
|
|
addi x14, zero, 0
|
|
|
|
addi x15, zero, 0
|
|
|
|
addi x16, zero, 0
|
|
|
|
addi x17, zero, 0
|
|
|
|
addi x18, zero, 0
|
|
|
|
addi x19, zero, 0
|
|
|
|
addi x20, zero, 0
|
|
|
|
addi x21, zero, 0
|
|
|
|
addi x22, zero, 0
|
|
|
|
addi x23, zero, 0
|
|
|
|
addi x24, zero, 0
|
|
|
|
addi x25, zero, 0
|
|
|
|
addi x26, zero, 0
|
|
|
|
addi x27, zero, 0
|
|
|
|
addi x28, zero, 0
|
|
|
|
addi x29, zero, 0
|
|
|
|
addi x30, zero, 0
|
|
|
|
addi x31, zero, 0
|
|
|
|
|
2017-09-20 14:17:27 -04:00
|
|
|
# zero initialize scratchpad memory
|
|
|
|
setmemloop:
|
|
|
|
sw zero, 0(x1)
|
|
|
|
addi x1, x1, 4
|
|
|
|
blt x1, sp, setmemloop
|
2017-09-16 16:08:05 -04:00
|
|
|
|
2017-09-20 14:17:27 -04:00
|
|
|
# call main
|
|
|
|
call main
|
2017-09-16 16:08:05 -04:00
|
|
|
loop:
|
|
|
|
j loop
|
2017-09-15 10:28:19 -04:00
|
|
|
|
2017-09-17 14:38:03 -04:00
|
|
|
.global flashio_worker_begin
|
|
|
|
.global flashio_worker_end
|
2017-09-15 10:28:19 -04:00
|
|
|
|
2017-09-17 14:38:03 -04:00
|
|
|
flashio_worker_begin:
|
|
|
|
# a0 ... data pointer
|
|
|
|
# a1 ... data length
|
2017-09-19 09:32:41 -04:00
|
|
|
# a2 ... optional WREN cmd (0 = disable)
|
2017-09-16 16:08:05 -04:00
|
|
|
|
|
|
|
# address of SPI ctrl reg
|
2017-09-17 14:38:03 -04:00
|
|
|
li t0, 0x02000000
|
2017-09-16 16:08:05 -04:00
|
|
|
|
2017-09-17 14:38:03 -04:00
|
|
|
# Set CS high, IO0 is output
|
|
|
|
li t1, 0x120
|
|
|
|
sh t1, 0(t0)
|
2017-09-16 16:08:05 -04:00
|
|
|
|
2017-09-17 14:38:03 -04:00
|
|
|
# Enable Manual SPI Ctrl
|
2017-09-19 09:32:41 -04:00
|
|
|
sb zero, 3(t0)
|
|
|
|
|
|
|
|
# Send optional WREN cmd
|
|
|
|
beqz a2, flashio_worker_L1
|
|
|
|
li t5, 8
|
|
|
|
andi t2, a2, 0xff
|
|
|
|
flashio_worker_L4:
|
|
|
|
srli t4, t2, 7
|
|
|
|
sb t4, 0(t0)
|
|
|
|
ori t4, t4, 0x10
|
|
|
|
sb t4, 0(t0)
|
|
|
|
slli t2, t2, 1
|
|
|
|
andi t2, t2, 0xff
|
|
|
|
addi t5, t5, -1
|
|
|
|
bnez t5, flashio_worker_L4
|
|
|
|
sb t1, 0(t0)
|
2017-09-16 16:08:05 -04:00
|
|
|
|
2017-09-17 14:38:03 -04:00
|
|
|
# SPI transfer
|
|
|
|
flashio_worker_L1:
|
|
|
|
beqz a1, flashio_worker_L3
|
|
|
|
li t5, 8
|
|
|
|
lbu t2, 0(a0)
|
|
|
|
flashio_worker_L2:
|
2017-09-16 16:08:05 -04:00
|
|
|
srli t4, t2, 7
|
|
|
|
sb t4, 0(t0)
|
|
|
|
ori t4, t4, 0x10
|
|
|
|
sb t4, 0(t0)
|
2017-09-17 14:38:03 -04:00
|
|
|
lbu t4, 0(t0)
|
2017-09-16 16:08:05 -04:00
|
|
|
andi t4, t4, 2
|
|
|
|
srli t4, t4, 1
|
2017-09-17 14:38:03 -04:00
|
|
|
slli t2, t2, 1
|
|
|
|
or t2, t2, t4
|
|
|
|
andi t2, t2, 0xff
|
|
|
|
addi t5, t5, -1
|
|
|
|
bnez t5, flashio_worker_L2
|
|
|
|
sb t2, 0(a0)
|
|
|
|
addi a0, a0, 1
|
|
|
|
addi a1, a1, -1
|
|
|
|
j flashio_worker_L1
|
|
|
|
flashio_worker_L3:
|
2017-09-16 16:08:05 -04:00
|
|
|
|
2017-09-17 14:38:03 -04:00
|
|
|
# Back to MEMIO mode
|
|
|
|
li t1, 0x80
|
|
|
|
sb t1, 3(t0)
|
2017-09-16 16:08:05 -04:00
|
|
|
|
2017-09-15 10:28:19 -04:00
|
|
|
ret
|
2017-09-17 14:38:03 -04:00
|
|
|
flashio_worker_end:
|
2017-09-15 10:28:19 -04:00
|
|
|
|