Hardware
/
picorv32
mirror of https://github.com/YosysHQ/picorv32.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Minor README change

This commit is contained in:
Clifford Wolf 2015-06-29 07:37:48 +02:00
parent 46026ba985
commit 1321840665
1 changed files with 6 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
README.md
View File

@ -153,7 +153,8 @@ interface only becomes functional when ENABLE_PCPI is set as well.
#### ENABLE_IRQ (default = 0) #### ENABLE_IRQ (default = 0)
Set this to 1 to enable IRQs. (see "" below for a discussion of IRQs) Set this to 1 to enable IRQs. (see "Custom Instructions for IRQ Handling" below
for a discussion of IRQs)
#### ENABLE_IRQ_QREGS (default = 1) #### ENABLE_IRQ_QREGS (default = 1)
@ -163,10 +164,14 @@ bitmask in x4 (tp), the global pointer and thread pointer registers according
to the RISC-V ABI. Code generated from ordinary C code will not interact with to the RISC-V ABI. Code generated from ordinary C code will not interact with
those registers. those registers.
Support for q-registers is always disabled when ENABLE_IRQ is set to 0.
#### ENABLE_IRQ_TIMER (default = 1) #### ENABLE_IRQ_TIMER (default = 1)
Set this to 0 to disable support for the `timer` instruction. Set this to 0 to disable support for the `timer` instruction.
Support for the timer is always disabled when ENABLE_IRQ is set to 0.
#### MASKED_IRQ (default = 32'h 0000_0000) #### MASKED_IRQ (default = 32'h 0000_0000)
A 1 bit in this bitmask corresponds to a permanently disabled IRQ. A 1 bit in this bitmask corresponds to a permanently disabled IRQ.