Hardware
/
picorv32
mirror of https://github.com/YosysHQ/picorv32.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Renamed rvfi_opcode to rvfi_insn

This commit is contained in:
Clifford Wolf 2016-11-28 14:56:29 +01:00
parent 7fc2cbd72a
commit 17c7da49f4
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
picorv32.v
View File

@ -107,7 +107,7 @@ module picorv32 #(
output reg [4:0] rvfi_rs1, output reg [4:0] rvfi_rs1,
output reg [4:0] rvfi_rs2, output reg [4:0] rvfi_rs2,
output reg [4:0] rvfi_rd, output reg [4:0] rvfi_rd,
output reg [31:0] rvfi_opcode, output reg [31:0] rvfi_insn,
output reg [31:0] rvfi_pre_pc, output reg [31:0] rvfi_pre_pc,
output reg [31:0] rvfi_pre_rs1, output reg [31:0] rvfi_pre_rs1,
output reg [31:0] rvfi_pre_rs2, output reg [31:0] rvfi_pre_rs2,
@ -1862,7 +1862,7 @@ module picorv32 #(
`ifdef RISCV_FORMAL `ifdef RISCV_FORMAL
always @(posedge clk) begin always @(posedge clk) begin
rvfi_valid <= resetn && launch_next_insn && dbg_valid_insn; rvfi_valid <= resetn && launch_next_insn && dbg_valid_insn;
rvfi_opcode <= dbg_insn_opcode; rvfi_insn <= dbg_insn_opcode;
rvfi_rs1 <= dbg_rs1val_valid ? dbg_insn_rs1 : 0; rvfi_rs1 <= dbg_rs1val_valid ? dbg_insn_rs1 : 0;
rvfi_rs2 <= dbg_rs2val_valid ? dbg_insn_rs2 : 0; rvfi_rs2 <= dbg_rs2val_valid ? dbg_insn_rs2 : 0;
rvfi_pre_pc <= dbg_insn_addr; rvfi_pre_pc <= dbg_insn_addr;