Hardware
/
picorv32
mirror of https://github.com/YosysHQ/picorv32.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Update README

This commit is contained in:
Clifford Wolf 2017-07-29 10:26:23 +02:00
parent 98ee8098b9
commit 4ce36a87d1
1 changed files with 9 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
README.md
View File

@ -91,16 +91,22 @@ This Verilog file contains the following Verilog modules:
| `picorv32` | The PicoRV32 CPU | | `picorv32` | The PicoRV32 CPU |
| `picorv32_axi` | The version of the CPU with AXI4-Lite interface | | `picorv32_axi` | The version of the CPU with AXI4-Lite interface |
| `picorv32_axi_adapter` | Adapter from PicoRV32 Memory Interface to AXI4-Lite | | `picorv32_axi_adapter` | Adapter from PicoRV32 Memory Interface to AXI4-Lite |
| `picorv32_wb` | The version of the CPU with Wishbone Master interface |
| `picorv32_pcpi_mul` | A PCPI core that implements the `MUL[H[SU|U]]` instructions | | `picorv32_pcpi_mul` | A PCPI core that implements the `MUL[H[SU|U]]` instructions |
| `picorv32_pcpi_fast_mul` | A version of `picorv32_pcpi_fast_mul` using a single cycle multiplier | | `picorv32_pcpi_fast_mul` | A version of `picorv32_pcpi_fast_mul` using a single cycle multiplier |
| `picorv32_pcpi_div` | A PCPI core that implements the `DIV[U]/REM[U]` instructions | | `picorv32_pcpi_div` | A PCPI core that implements the `DIV[U]/REM[U]` instructions |
Simply copy this file into your project. Simply copy this file into your project.
#### Makefile and testbench.v #### Makefile and testbenches
A basic test environment. Run `make test`, `make test_sp` and/or `make test_axi` to run A basic test environment. Run `make test` to run the standard test bench (`testbench.v`)
the test firmware in different hardware configurations. in the standard configurations. There are other test benches and configurations. See
the `test_*` make target in the Makefile for details.
Run `make test_ez` to run `testbench_ez.v`, a very simple test bench that does
not require an external firmware .hex file. This can be useful in environments
where the RISC-V compiler toolchain is not available.
*Note: The test bench is using Icarus Verilog. However, Icarus Verilog 0.9.7 *Note: The test bench is using Icarus Verilog. However, Icarus Verilog 0.9.7
(the latest release at the time of writing) has a few bugs that prevent the (the latest release at the time of writing) has a few bugs that prevent the