mirror of https://github.com/YosysHQ/picorv32.git
Fixed "make test_synth"
This commit is contained in:
parent
72d6f6f72d
commit
ca5702c75f
|
@ -1,7 +1,8 @@
|
||||||
# yosys synthesis script for post-synthesis simulation (make test_synth)
|
# yosys synthesis script for post-synthesis simulation (make test_synth)
|
||||||
|
|
||||||
read_verilog picorv32.v
|
read_verilog picorv32.v
|
||||||
chparam -set ENABLE_IRQ 1 -set ENABLE_MUL 1 picorv32_axi
|
chparam -set COMPRESSED_ISA 1 -set ENABLE_MUL 1 -set ENABLE_DIV 1 \
|
||||||
|
-set ENABLE_IRQ 1 -set ENABLE_TRACE 1 picorv32_axi
|
||||||
hierarchy -top picorv32_axi
|
hierarchy -top picorv32_axi
|
||||||
synth
|
synth
|
||||||
write_verilog synth.v
|
write_verilog synth.v
|
||||||
|
|
Loading…
Reference in New Issue