mirror of https://github.com/YosysHQ/picorv32.git
Added vivado synth_area_{small,regular,large}.tcl scripts
This commit is contained in:
parent
553b1ef143
commit
e72abc0284
|
@ -3,10 +3,7 @@ read_verilog ../../picorv32.v
|
|||
read_verilog synth_area_top.v
|
||||
read_xdc synth_area.xdc
|
||||
|
||||
synth_design -part xc7k70t-fbg676 -top picorv32_axi
|
||||
# synth_design -part xc7k70t-fbg676 -top top_small
|
||||
# synth_design -part xc7k70t-fbg676 -top top_regular
|
||||
# synth_design -part xc7k70t-fbg676 -top top_large
|
||||
synth_design -part xc7k70t-fbg676 -top top_large
|
||||
opt_design -resynth_seq_area
|
||||
|
||||
report_utilization
|
||||
|
|
|
@ -0,0 +1,10 @@
|
|||
|
||||
read_verilog ../../picorv32.v
|
||||
read_xdc synth_area.xdc
|
||||
|
||||
synth_design -part xc7k70t-fbg676 -top picorv32_axi
|
||||
opt_design -resynth_seq_area
|
||||
|
||||
report_utilization
|
||||
# report_timing
|
||||
|
|
@ -0,0 +1,11 @@
|
|||
|
||||
read_verilog ../../picorv32.v
|
||||
read_verilog synth_area_top.v
|
||||
read_xdc synth_area.xdc
|
||||
|
||||
synth_design -part xc7k70t-fbg676 -top top_small
|
||||
opt_design -resynth_seq_area
|
||||
|
||||
report_utilization
|
||||
# report_timing
|
||||
|
|
@ -0,0 +1,11 @@
|
|||
|
||||
read_verilog ../../picorv32.v
|
||||
read_verilog synth_area_top.v
|
||||
read_xdc synth_area.xdc
|
||||
|
||||
synth_design -part xc7k70t-fbg676 -top top_regular
|
||||
opt_design -resynth_seq_area
|
||||
|
||||
report_utilization
|
||||
# report_timing
|
||||
|
Loading…
Reference in New Issue