Hardware
/
picorv32
mirror of https://github.com/YosysHQ/picorv32.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Minor README changes

This commit is contained in:
Clifford Wolf 2015-06-26 16:15:39 +02:00
parent c06286423b
commit f0b824ad9a
1 changed files with 3 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
README.md
View File

@ -216,12 +216,9 @@ Example assembler code using the `custom0` mnemonic:
#### maskirq
The "IRQ Mask" register contains a birtmask of masked (disabled) interrupts.
This opcodes writes a new value to the irq mask register and reads the old
value.
Enable/disable interrupt sources. This instruction is encoded under the
`custom0` opcode:
The "IRQ Mask" register contains a bitmask of masked (disabled) interrupts.
This instruction writes a new value to the irq mask register and reads the old
value. This instruction is encoded under the `custom0` opcode:
0000011 00000 XXXXX 000 XXXXX 0001011
f7 rs2 rs f3 rd opcode