picorv32/scripts/vivado/synth_area_regular.tcl
2015-07-01 22:18:20 +02:00

9 lines
201 B
Tcl

read_verilog ../../picorv32.v
read_verilog synth_area_top.v
read_xdc synth_area.xdc
synth_design -part xc7k70t-fbg676 -top top_regular
opt_design -resynth_seq_area
report_utilization
# report_timing