GUIDELINES.md
This commit is contained in:
parent
40fd1ab6fe
commit
540612e305
|
@ -29,6 +29,7 @@ See also [Dan Gisselquist][1]'s rules for FPGA development.
|
|||
takes care of connecting modules together and assigning each register
|
||||
a memory location.
|
||||
* Keep all Verilog as generic as possible.
|
||||
* Always initialize registers.
|
||||
|
||||
# Software
|
||||
|
||||
|
|
Loading…
Reference in New Issue