 Peter McGoron
|
2a300b9438
|
write total value to dac, not adjustment vlaue
|
2022-10-20 15:42:24 -04:00 |
|
Peter McGoron
|
c42e2fe419
|
add write-read interface to control loop
|
2022-10-18 07:10:06 -04:00 |
|
Peter McGoron
|
dc2b1fe339
|
move SPI master out of control loop design
|
2022-10-17 14:37:37 -04:00 |
|
Peter McGoron
|
0ef00c15d7
|
move simulators to the same directory of the simulated core
|
2022-10-17 00:45:19 -04:00 |
|
Peter McGoron
|
029cc53c5f
|
some more changes
|
2022-10-17 00:44:30 -04:00 |
|
Peter McGoron
|
5125719a1f
|
move control loop stub code to control loop rtl
|
2022-10-12 08:48:34 -04:00 |
|
Peter McGoron
|
0298299402
|
add everything im working on
|
2022-09-16 18:01:34 -04:00 |
|
Peter McGoron
|
01cbcb5fae
|
add verilog SPI
|
2022-07-21 17:07:52 -04:00 |