upsilon/gateware
Peter McGoron 06cf8807c3 Progress on PicoRV32
1) The PicoRV32 bus was not generated correctly. Running "finalize" on
   the bus, which is what the SoC does, does not generate the bus logic
   correctly. I don't know if  this is a bug or if the SoC bus generator is
   only meant to be used in the main SoC.

   Currently the bus logic is copied from the LiteX finalize code.

2) Add test micropython code to load code.

3) Removed BRAM. The Wishbone cache was messing with the direct
   implementation of the BRAM because the BRAM did not implement all the
   bus features correctly. LiteX has a Wishbone "SRAM" module, and despite
   it's name it can also generate BRAM if there are available BRAM. This is
   how the ROM and the startup RAM are implemented. The PicoRV32 ram
   is now using this SRAM.
2024-02-20 15:36:53 +00:00
..
rtl Progress on PicoRV32 2024-02-20 15:36:53 +00:00
A7-constraints.xdc firmware is a form of software; gateware is the equivalent for FGPAs 2023-06-14 15:31:49 -04:00
Makefile Progress on PicoRV32 2024-02-20 15:36:53 +00:00
csr2mp.py Progress on PicoRV32 2024-02-20 15:36:53 +00:00
mmio_descr.py Fixed spacing in assignment 2023-08-08 17:06:36 -04:00
soc.py Progress on PicoRV32 2024-02-20 15:36:53 +00:00