Peter McGoron
0c10dc921c
* Make SPI masters internal to control loop module * Rename commands to use I isntead of alpha * add ADC value -> DAC value conversion to control loop math |
||
---|---|---|
.. | ||
rtl | ||
A7-constraints.xdc | ||
COPYING | ||
Makefile | ||
generate_csr_locations.py | ||
soc.py |